

HELLCAT 13" Schematics

Comet Lake-U

2019-10-27

REV : DVT1

www.forums-fastunlock.com

DY : None Installed

UMA: UMA only installed

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

JEDI 13"

Rev


SC

Date: Monday, October 28, 2019

Sheet 1 of 106

CML-U 13" CPU 15W Block Diagram

Project code:
PCB P/N: 19721
Revision: SA



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

Title **Block Diagram**

Size C Document Number **JEDI 13"** Rev **SC**

Date: Monday, October 28, 2019 Sheet 2 of 106

61 BLUETOOTH_EN<<<—
24 PECL_CPU <<>—
24,44,46,72 PROCHOT#_CPU <<>—
55 TOUCH_PANEL_INTR#<<<—
24,65 TOUCHPAD_INTR# >>>—
17 H_CUPWGRD >>>—







Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000
Topology Guidelines							
Platform resistors values		Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinvod=75-200Ω					
Platform resistors tolerances		± 5%					

<Core Design>











































































Date: Monday, October 28, 2019 Sheet 4 of 106

DDR4 ball type: Non-Interleaved Type




Parameter	Value	Length
RCOMP[0]	200R_14	Max = 500 mils
RCOMP[1]	80_6R_14	Max = 500 mils
RCOMP[2]	162R_14	Max = 500 mils


Layout Note:
Design Guidelines:
SM_RCOMP keep routing length less than 500 mils.



15 CFG3 <<>>
15 CFG4 <<>>



46 VCCORE_SENSE#
46 VSCORE_SENSE#
46 SVID_DATA_CPU
46 SVID_CLK_CPU
46 SVID_ALERT#_CPU




Layout Note:
The signal length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID DATA



SVID CLOCK



SVID ALERT



Layout Note:
1. Place close to CPU
2. VCC_SENSE / VSS_SENSE
Impedance=50 ohm
3. Length match=28u1

Figure 7-19. Routing Illustration for SVID Topology






Table 7-18. SVID# Routing Guidelines (Sheet 2 of 2)

Segment	Trace Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS		381		15000	
M3	MS/SL/DSL	VSS		102	432	4015.75	17007.9
M4	MS/SL/DSL	VSS		102		4015.75	
M5	MS/SL/DSL	VSS		102		4015.75	
M6	MS/SL/DSL	VSS		3	3	118.11	118.11
M7	MS/SL/DSL	VSS		3	3	118.11	118.11
M8	MS/SL/DSL	VSS		3	3	118.11	118.11
M9	MS/SL/DSL	VSS		3	3	118.11	118.11
M10	MS/SL/DSL	VSS		3	3	118.11	118.11
M11	MS/SL/DSL	VSS		3	3	118.11	118.11
M12	MS/SL/DSL	VSS		3	3	118.11	118.11
M13	MS/SL/DSL	VSS		3	3	118.11	118.11

Topology Guidelines	
SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=1000, Rpu2=1000, Rs1=00, Rs2=100
VIDSCK platform resistors	Rpu1=Empty, Rpu2=450, Rs1=00, Rs2=40-90
VIDSALERT# platform resistors	Rpu1=560, Rpu2=Empty, Rs1=2200, Rs2=00
Platform resistors tolerances	$\pm 5\%$
Route ordering	When routing at minimum spacing route Alert between Data and Clock
Length Matching Rules	
Length Matching between VIDSOUT and VIDSCK	± 100 mils



<Core Design>




CPU(VCCGT/VCCIO/VDDQ/VCCSA)			
Size	Document Number	Rev	SC
A2	JEDI 13"		
Date: Monday, October 28, 2019 Sheet 8 of 106			

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 9 of 106
--------------------------------	----------------

1V CPU CORE




止

CPU (Power CAP1)

Size	Document Number	Rev
A2	Jedi15"/17" CML	SC
Date: Monday, October 28, 2019	Sheet 10 of 106	

Main Func = CPU

PCH DERIVED RAILS UNSLICED GT VCCIO



Layout Note:

```
1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15
```

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


CPU (Power CAP2)Size
A3

Document Number

Rev	SC
-----	----


Date: Thursday, October 31, 2019

Sheet 11 of 106



DQ80	DQ0~DQ7
DQ81	DQ8~DQ15
DQ82	DQ16~DQ23
DQ83	DQ24~DQ31
DQ84	DQ32~DQ39
DQ85	DQ40~DQ47
DQ86	DQ48~DQ55
DQ87	DQ56~DQ63


Main Func = MEMORY







(Blanking)

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 14 of	106



Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
Note: Start maintain low DC resistance routing (<0.1 ohm).
- Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

USB 2.0 Table

Pair	Device
1	USB3.0 port1 (IOBD)
2	N/A
3	N/A
4	Type-c
5	FingerPrint
6	CAMERA
7	Card Reader
8	N/A
9	N/A
10	WLAN (BT)

		USB2.0 (10 Ports)									
Premium / Base		USB2 #1	USB2 #2	USB2 #3	USB2 #4	USB2 #5	USB2 #6	USB2 #7	USB2 #8 (Premium only)	USB2 #9 (Premium only)	USB2 #10
CFR Port Mapping	External Port / Type-C41	External Port / Type-C42	External Port / Type-C43	External Port / Type-C44	Fingerprint	Camera	Card Reader				BT
ROIS WHL	USB2.0 (IO board)			TYPE-C	Fingerprint	Camera					BT

IO board USB3.1

TYPE-C USB3.1

IO board USB3.1

USB3.1 Type C

Fingerprint

CAMERA

Card Reader

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)


WLAN (BT)

WLAN (BT)

WLAN (BT)

WLAN (BT)


WLAN (BT)



When used as DEVEIL, no external pull-up or pull-down termination required from SATA Host DEVEIL.




Unused SATA#2[7:0]/GPP#8[7:0] pins must be terminated to either 3.3 V rail or GND using 3.3 kΩ to 10 kΩ on the motherboard.
Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.



The SATALED# signal is open-collector and requires a weak external pull-up (8.2 kΩ to 10 kΩ) to Vcc3_3.



www.forums-fanunlock.com





Main Func = PCH

- 55 CPU_LSC_SDA_P1 <<>
- 55 CPU_LSC_SCL_P1 <<>
- 55.66 CPU_LSC_SDA_P3 <<>
- 55.66 CPU_LSC_SCL_P3 <<>
- 55 DMC_PANEL_EN <<<
- 55 UART_2_CKID_STEN <<<
- 55 UART_2_CKID_DRXD <<<
- 55 K8_DET1 >>>
- 55 GSEN_INT1_C >>>
- 55 GSEN_INT1_C >>>
- 71 TBT_PCIE_WAKEN >>>
- 15.25 RTC_DRXD >>>
- 55.66 CPU_LSC_SDA_SHW >>>
- 55.66 CPU_LSC_SCL_SHW >>>
- 55 FFS_INT2 <<<
- 55 SD_READ_MODE# <<<
- 21 PCB_ID2 >>>
- 51 CNV_BRG_DT >>>
- 51 CNV_RQI_RSP >>>
- 15.61 CNV_RQI_DT >>>
- 51 CNV_BRG_RSP >>>
- 15 NRS_BAT >>>
- 15 GPP_B22_GSP1_SHW >>>
- 15.24 TABLE_MCODE# >>>
- 24.67 LIO_CL_SCL_TAHW >>>
- 24.67.82 LIO_CL_SCL_BSD >>>
- 71 PERST_N_CPU <<<
- 55 ALS_INTA <<<
- 55 CPU_LSC_SDA_SHW <<<
- 55 CPU_LSC_SCL_SHW <<<






TPAD
Touch panel

RAM ID

Vendor	MEM_CONFIG [0]	MEM_CONFIG [1:2]	MEM_CONFIG [3:4]	Mfr. PN	Wistron. P/N	Capacity
Samsung	NA	01	00	K4AAG165WB-MCRC	TBD	16G
Micron	NA	01	10	MT40A1G16KNR-075E	TBD	16G
Hynix	NA	01	01	H5ANAG6NAMR-UHC	TBD	16G
Samsung	NA	10	00	K4A8G165WB-BCRC	TBD	8G
Micron	NA	10	10	MT40A512M16LY-075E	TBD	8G
Hynix	NA	10	01	H5AN8G6NAFR-UHC	TBD	8G
Samsung	NA	00	00	K4A4G165WE-BCRC	072.44165.0B0U	4G
Micron	NA	00	10	MT40A256M16GE-083E	072.40256.0A0U	4G
Hynix	NA	00	01	H5AN4G6NBJR-UHC	TBD	4G



MEM_CONFIG[4:3]	On-board memory config for single vendor	11 DIMM Design
11	Hynix	
10	Micron	
09	Samsung	
11	N/A	
10	16GB	
09	8GB	
08	4GB	
MEM_CONFIG[2:1]	On-board memory config for total memory size per channel	
11	N/A	
10	16GB	
09	8GB	
08	4GB	
MEM_CONFIG[0]	Reserved (non-use)	

	BOARD_ID2	BOARD_ID1
15" mainstream UMA NON-Interleaved SO-DIMM	0	0
15" mainstream DIS Interleaved SO-DIMM	0	1
15" upsell Interleaved SO-DIMM	1	0
13" upsell/mainstream on-board LPDDR3	1	1



Main Func = PCH

- 55 TOUCH_PANEL_PD# <<<_____
- 61 WIFI_RF_EN <<<_____
- 29 SPK_ID >>>_____
- 55 TOUCH_DETECT >>>_____
- 20 PCB_ID2 <<<_____
- 15 GPP_H21 >>>_____
- 15 GPP_H23 >>>_____
- 15 GPD_7 >>>_____
- 61 CNV_WT_CLK_DP >>_____
- 61 CNV_WT_CLK_DN >>_____
- 61 CNV_WT_DP0 >>_____
- 61 CNV_WT_DN0 >>_____
- 61 CNV_WT_DP1 >>_____
- 61 CNV_WT_DN1 >>_____
- 61 CNV_WR_CLK_DP <<_____
- 61 CNV_WR_CLK_DN <<_____
- 61 CNV_WR_DP0 <<_____
- 61 CNV_WR_DN0 <<_____
- 61 CNV_WR_DP1 <<_____
- 61 CNV_WR_DN1 <<_____
- 40 GPPC_H18_VCCIO_LPM <<_____
- 18 PROJECT_ID0 <<_____
- 71 RTD3_CIO_PWR_EN>>>_____
- 66 STYLUS_PWR_OCP#>>>_____













<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (EMMC/CNVi)**

Size A3	Document Number	Rev SC
Date: Monday, October 28, 2019		Sheet 21 of 106



<Core Design>




Title

CPU (VSS)






Size
A

Document Number

JEDI 13"



[illegible]

Main Func = SPI Flash




8M-byte	16M-byte	32M-byte
072.25Q64.0H01	072.25128.0B51	072.25256.0H01
072.25647.0000	072.25127.0B01	072.25256.0000
072.25864.0C01	072.25128.0D61	072.25673.0A01

Main Func = RTC




29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.5V. The following sections will detail various options platform designers can use to achieve this new specification.




Add RTC GEN 9 reset circuit_20170809



(Blanking)

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 28 of	106

Main Func = Audio




27 AUD_SPK_L+ >>>
27 AUD_SPK_L- >>>
27 AUD_SPK_R+ >>>
27 AUD_SPK_R- >>>

21 SPK_ID <<<
27 MIC2_VREFO_R <<<
27 MIC2_VREFO_L <<<
27.66 AUD_RING <<<
27.66 AUD_HPOUT_L <<<
27 LINE1_L <<<
27.66 AUD_HPOUT_R <<<
27 LINE1_R <<<
27.66 AUD_SELEEVE <<<


27.66 JACK_PLUG >>>

Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power



Speaker




RO13_20171002
follow ME connector list
SPK1




ACES-CON6-20-GP-U
20.F1639.006
2nd = 020.F1263.0006

CONN Pin	Net name
Pin1	SPK_L+_C
Pin2	SPK_L-_C
Pin3	SPK_R+_C
Pin4	SPK_R-_C
Pin5	GND
Pin6	SPK_DET#_CON



Delay circuit

(JACK_PLUG_DET: on IO Board)



JEDI 13_20180706

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio IO

Size

Document Number

A3

JEDI 13"

Date: Monday, October 28, 2019

Sheet 29 of 106


Rev

SC

(Blanking)

www.forums-fastunlock.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 30 of	106

(Blanking)

www.forums-fastunlock.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 31 of	106

(Blanking)

www.forums-fastunlock.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 32 of	106

(Blanking)


www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 33 of	106

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 34 of 106
--------------------------------	-----------------

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 35 of 106
--------------------------------	-----------------

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 36 of 106
--------------------------------	-----------------

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 37 of 106
--------------------------------	-----------------


www.forums-fastunlock.com

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserved)		
Size A2	Document Number JEDI 13"	Rev SC
Date: Monday, October 28, 2019		Sheet 38 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 39 of	106

Main Func = Power Plane & Sequence

17.51.50.71 PM_SLP_S0W >>>
45 3V_S0_EN >>>
26 PURE_PWM_SHUTDOWNW >>>
17.51 PM_SLP_S0W >>>
17.24.44.48 VCCST_PWRGD >>>
53 10DV_S0_PWRGD >>>
24.53 PRM_PWRGD >>>
17 PM_SLP_S0W >>>
21 GPPC_H1A_VCCIO_LPM >>>
17.61.63.71 PLTRSTG_CPU >>>

3D3V_S0

3D3V_S0 Consumption


Peak current 2.5A

5V_S0


5V_S0 Consumption

Peak current 5A


ROSA Run Power




Power Good



VCCSFR_OC




VCCIO and VCCSTG




MANAGEMENT RAIL POWER GENERATION

VCCSTG, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.




+V1.8V_VDD1 LPDDR3

+V1.8V_S0



www.forums-fastunlock.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 41 of	106


(Blanking)

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 42 of	106

24,44 HW_ACAVIN_NB <<<—
24 PS_ID <<<—
17,44 AC_INW >>>—
.44 PBAT_CHG_SMBCLK >>>—
.44 PBAT_CHG_SMBDAT >>>—
24,44 PBAT_PRES# >>>—
24,44 AC_DIS >>>—



The schematic diagram illustrates the internal circuitry of the 74VHC0311M2F. It features a 3.0V VCC supply connected to the circuit through a 10kV AD_2K resistor. The circuit includes several resistors: R4383 (200K/24-GP), R4376 (150K/22-GP), R4382 (100K/24-GP), R4377 (150K/22-GP), and R4378 (100K/24-GP). The circuit also includes a 100nF capacitor and a 100kV AD_2K resistor. The integrated circuit U4302 (74VHC03) is connected to the VCC supply and the 100kV AD_2K resistor. The output of the circuit is labeled 74VHC0311M2F.

[illegible]

ISL9538H For Charger

OFFPAGE










TABLE 32. PROG PIN PROGRAMMING OPTIONS


PROG PIN	RESISTANCE (Ω)	MIN	MAX	CELL #	DEFAULT	RESISTANCE (Ω)	MIN	MAX	CELL #	DEFAULT	RESISTANCE (Ω)	MIN	MAX	CELL #
0	0	0	0	1	7330Ω	No	0.47Ω							
8.45	8.45	8.45	8.45	1	7330Ω	No	0.47Ω							
14.7	14.7	14.7	14.7	1	180Ω	No	0.47Ω							
25.0	25.0	25.0	25.0	1	180Ω	No	0.47Ω							
26.7	26.7	26.7	26.7	1	7330Ω	Yes	0.47Ω							
26.7	26.7	26.7	26.7	1	7330Ω	Yes	0.47Ω							
43.2	43.2	43.2	43.2	2	7330Ω	Yes	0.47Ω							
62.2	62.2	62.2	62.2	2	7330Ω	Yes	0.47Ω							
65.5	65.5	65.5	65.5	2	180Ω	No	0.47Ω							
75.5	75.5	75.5	75.5	2	180Ω	No	0.47Ω							
82.5	82.5	82.5	82.5	2	7330Ω	No	0.47Ω							
91.5	91.5	91.5	91.5	2	7330Ω	No	0.47Ω							
105	105	105	105	3	7330Ω	No	0.47Ω							
118	118	118	118	3	7330Ω	No	0.47Ω							
133	133	133	133	3	180Ω	No	0.47Ω							
147	147	147	147	3	180Ω	No	0.47Ω							
176	176	176	176	3	7330Ω	Yes	0.47Ω							
196	196	196	196	4	7330Ω	Yes	0.47Ω							
215	215	215	215	4	7330Ω	Yes	0.47Ω							
237	237	237	237	4	180Ω	No	0.47Ω							
261	261	261	261	4	180Ω	No	0.47Ω							
287	287	287	287	4	7330Ω	No	0.47Ω							
308	308	308	308	4	7330Ω	No	0.47Ω							
340	340	340	340	5	7330Ω	No	0.47Ω							






Rev	A
-----	---

AOZ5038QI For VCORE


46 PWR_VCORE_PWM#
46.47 PWR_VCORE_FCCM#
46.47 PWR_VCORE_ISEN1
46.47 PWR_VCORE_ISUMP
46.47 PWR_VCORE_ISUMN
46.47 PWR_VCORE_ISEN2



For acoustic noise



46 PWR_VCORE_PWM#
46.47 PWR_VCORE_FCCM#
46.47 PWR_VCORE_ISEN2
46.47 PWR_VCORE_ISUMP
46.47 PWR_VCORE_ISUMN
46.47 PWR_VCORE_ISEN1



Offpage-Signal



```

46 PWR_VCCGT_PWM      >>>
46 PWR_VCCGT_FCCM#    >>>
46 PWR_VCCGT_ISUMP    <<<
46 PWR_VCCGT_ISUMN    <<<

```

AOZ5038QI For VCCGT

For acoustic noise



(Blanking)

www.forums-fastunlock.com

Hynix 16G MS SKU1


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CPU_VCCGTUS		
Size A4	Document Number Unicorn_LV530_KBL_MB14	Rev SC
Date: Monday, October 28, 2019	Sheet 49 of	106

Main Func = CPU_CORE


OFFPAGE-Signal

OFFPAGE-GAP

```
46 PWR_VCCSA_PWM >>> _____
46 PWR_VCCSA_FCCM >>> _____
46 PWR_VCCSA_ISUMP <<< _____
46 PWR_VCCSA_ISUMN <<< _____
```



ISL95808 For VCCSA




If no need support PS4 mode
please change to ISL6208C
74.06208.B73

www.forums-fastunlock.com

ISL95808HRZ-T-1-GP

074.95808.0B73

If no need support PS4 mode
please change to ISL6208C
74.06208.B73




S5


1DIV_S3_PWRGD PRS152 2 PWR_VDDO_EN
Do Not Stuff
10k
PC5116 2 Do Not Stuff
1 PM_SLP_S# PRS154 2 Do Not Stuff
GND

S3

PM_SLP_S# PRS152 2 PRS154 2 PWR_VTT_EN
Do Not Stuff
1 VTT_CNTL PRS154 2 Do Not Stuff
Do Not Stuff

[illegible]


17,40,51,92 PM_SLP_S48 >>






$$V_{out} = 0.8V * (R1 + R2) / R2$$

APL5934 need $<1.8W$
Design Current = 600mA

OFFPAGE-Signal




OFFPAGE-GAP




www.forums-fastunlock.com

Main Func = 1D8V

OFFPAGE




OFFPAGE_GAP



RT5797AL for 1D8V


Design Current=1.965A
Icc(max)=2.165A
OCP>3A



(Blanking)

www.forums-fastunlock.com

Hynix 16G MS SKU1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 54 of	106

Date: Monday, October 28, 2019 Page: 55 of 108

(Blanking)












www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 56 of	106

Main Func = HDMI

- 71 HDMI_D01_TX_N0 >>>
71 HDMI_D01_TX_P0 >>>
71 HDMI_D01_TX_N1 >>>
71 HDMI_D01_TX_P1 >>>
71 HDMI_D01_TX_N2 >>>
71 HDMI_D01_TX_P2 >>>
71 HDMI_D01_TX_N3 >>>
71 HDMI_D01_TX_P3 >>>
71 HDMI_D01_AUX_N >>>
71 HDMI_D01_AUX_P >>>
71 DP_SRC_HPD <<<
5.01 VTT_CNTL >>>




www.forums-fastunlock.com

(Blanking)

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number JEDI 13"		Rev
Date: Monday, October 28, 2019		Sheet 59 of	106

www.forums-fastunlock.com

<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A2	JEDI 13"		SC
Date:	Monday, October 26, 2019		Sheet 60 of 106

Main Func = WLAN

3 BLUETOOTH_EN >>>
21 WIFI_RF_EN >>>
17,40,63,71 PLTRST#.CPU >>>

18,24 SUS_CLK_R >>>

20 CNV_BRI_DT >>>
20 CNV_RGI_RSP >>>
15,20 CNV_RGI_DT >>>

20 CNV_BRI_RSP >>>
21 CNV_WT_CLK_DP >>>
21 CNV_WT_CLK_DN >>>
21 CNV_WT_DP0 >>>
21 CNV_WT_DP1 >>>
21 CNV_WT_DN1 >>>

21 CNV_WR_CLK_DP >>>
21 CNV_WR_CLK_DN >>>
21 CNV_WR_DP0 >>>
21 CNV_WR_DP1 >>>
21 CNV_WR_DN1 >>>

18 PULSAR_38P4M_REFCLK >>>

19 BT_PCMFRM_RSTN >>>

19 BT_PCMFRM_RSTN >>>


3D3V_WLAN 1 AFTP6113
PLTRST#.CPU 1 AFTP6108
BLUETOOTH_EN 1 AFTP6112
WIFI_RF_EN 1 AFTP6110

Close to pin4,5

Close to pin72,73

3D3V_S5

3D3V_WLAN




Hynix 18G MS SKU1

(Blanking)

www.forums-fastunlock.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 62 of	106


Main Func = Power BTN

Battery LED1 (AMBER_LED)
Low activated from KBC GPIO


- 24 CHG_AMBER_LED# >>>—
- 24 BATT_WHITE_LED# >>>—
- 16 PCH_SATA_LED# >>>—
- 63 M2_PCIE_LED# >>>—
- 20,24,67,92 LID_CL_SIO# >>>—
- 24 MASK_SATA_LED# >>>—
- 17,24 PCH_RSMRST# >>>—
- 24,66,92 KBC_PWRBTN# >>>—
- 24,44 HW_ACAV_IN >>>—
- 24 M_BIST >>>—
- 24 BAT2_LED# >>>—



Battery LED2 (WHITE_LED)
Low activated from KBC GPIO



M-BIST for G10 (Proposed schematic)



M-BIST(Mainboard Built-In Self Test)Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by

Hynix 16G MS SKU1


DELL Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File **LED / Button / Power Button**

Size Customer Document Number **JEDI 13"** Rev **SC**

Date: Monday, October 20, 2018 Sheet 64 of 106






Main Func = TPAD



3D3V/TP_VDD	1	
KBC_F52_SCL_TP	1	
KBC_F52_SDA_TP	1	
CPU_QC_SCL_TP	1	
CPU_QC_SDA_TP	1	
TOUCHPAD_INTR#	1	
PTP_DIS#	1	

Main Func = IO Connector

- 16 USB1_USB30_TX_N
- 16 USB1_USB30_TX_P
- 16 USB1_USB30_RX_N
- 16 USB1_USB30_RX_P
- 16 USB1_USB20_N
- 16 USB1_USB20_P
- 16 CARD1_USB20_N
- 16 CARD1_USB20_P
- 20 SD_READ_MODE#
- 27,29 AUD_HPOUT_L
- 27,29 AUD_HPOUT_R
- 27,29 AUD_SELEEVE
- 27,29 AUD_RING#
- 27,29 JACK_PLUG
- 24,64,92 KBC_PWRBTN#
- 16 USB_OC0#
- 24 USB_PWR_EN#
- 20,55 CPU_I2C_SDA_ISH0
- 20,55 CPU_I2C_SCL_ISH0
- 20 GSEN2_INT1_C
- 18 FFS_INT1
- 20 FFS_INT2
- 67 LID_CL_TAB#
- 67 LID_CL_NB#
- 20,65 CPU_I2C_SDA_P0
- 20,65 CPU_I2C_SCL_P0
- 55 3D3V_LCDVDD_R
- 55 DCBATOUT_LCD_R
- 44 PWR_CHG_CSOP_R
- 44 PWR_CHG_CSON_R
- 17,40,51,55,71 PM_SLP_S3#
- 24 POGO_PWR_EN
- 21 STYLUS_PWR_OC#



Hymix 16G MS SKU1


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
IO Board Connector

Size Custom Document Number **JEDI 13"** Rev **SC**



Date: Monday, October 28, 2019 Sheet 66 of 106

Main Func = HALL SENSOR



24 LID_POWER_ON# <<<—
20,24 LID_CL_SIO_TAB# <<—
20,24,92 LID_CL_SIO# <<<—

```
66  LID_CL_TAB#  >>>_____
66  LID_CL_NB#   >>>_____
```



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sensor (Hall-Sensor)

Size
A4

Document Number

JEDI 13"




Rev

Date: Monday, October 28, 2019


Sheet 67 of 106

106

Main Func = Debug




Debug Connector



RO13_20170822
DUMMY PAD to CONNECTOR 20.F0765.014

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number
JEDI 13"

Rev
SC


Date: Monday, October 28, 2019

Sheet 68 of 106

(Blanking)

www.forums-fastunlock.com





<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 69 of	106







www.forums-fastunlock.com

<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A2	JEDI 13"		SC
Date:	Monday, October 26, 2019	Sheet	70 of 106

Main Func = TypeC




NON_TBT Sku
R7216 & R7618 change to 100K
VDD



For Debug



CCG5's I2C address is decided by the SWD clock pin.
Don't mount R8 and R9 for the I2C address 0x08. This is the default one.
Mount only R9 for the I2C address 0x09.
Mount only R8 for the I2C address 0x0A.



MOD ID Mux Allocations

- These configurations are based on v2 of the Dell notebook reference schematics

		Mux Mode Settings			
		MUX	MOD_ID_1	MOD_ID_2	Description
		Trim Ridge	1	N/A	TST Configuration
Voltage Levels	10 ~ 2V	PS802	3,4	0	PS802 (equalizer circuit #1)
	11 ~ 2V	PS802	4,4	1,1	PS802 (equalizer circuit #2,3,4 reserved)
	12 ~ 2V500V	AN0743	3,3	0	AN0743 (equalizer circuit #1)
	13 ~ 2V500V	AN0743	3,4	1,1	AN0743 (equalizer circuit #2,3,4 reserved)
	14 ~ 3V000V	TS1846	3,3	0	TS1846 (equalizer circuit #1)
	15 ~ 3V000V	TS1846	3,4	1,1	TS1846 (equalizer circuit #2,3,4 reserved)
	16 ~ 3V500V	TS1846	4,4	1,1	TS1846 (equalizer circuit #1)
	17 ~ 3V500V	TS1846	4,4	1,1	TS1846 (equalizer circuit #1)
	18 ~ 3V500V	TS1846	4,4	1,1	TS1846 (equalizer circuit #1)
	19 ~ 3V500V	TS1846	4,4	1,1	TS1846 (equalizer circuit #1)

Hynix 16G MS SKU1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

EXT IO (Thunderbolt(2/3)/Type C CC Logic)

Size
A3

Document Number









Jedi15"/17" CMLRev
SC

Date: Monday, October 28, 2019

Sheet 72 of

106

USB1



Hynix 16G MS SKU1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **EXT IO (Thunderbolt(3/3)/Type C Conn)**

Size	Document Number	Rev
------	-----------------	-----

A3	Jedi15"/17" CML	SC
----	------------------------	----

Date: Monday, October 28, 2019 Sheet 73 of 106

```

72 PD_VBUS_C_CTRL1 >>>_____
72 VBUS_P_CTRL >>>_____
24 TYPEC_DCIN1_EN# >>>_____

44 VCCPD_VBUS_ACK >>_____

72 NXP3290_FO >>>_____

72 CCG5_ILIM# <<<_____

```

Form EC (CY18 add)

Form PD control



www.forums-fastunlock.com

Main Func = dGPU

www.forums-fastunlock.com

www.forums-fastunlock.com


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		(Reserved)	
Size	Document Number	Rev	
Custom	JEDI 13"	SC	
Date: Monday, October 28, 2019		Sheet 77 of	106

www.forums-fastunlock.com

<Core Design>			
		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taichung 404, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A2	Document Number JEDI 13"	Rev SC	
Date: Monday, October 28, 2019		Sheet 78 of 106	

www.forums-fastunlock.com


<Core Design>			
		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taichung 421, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A2	Document Number JEDI 13"	Rev SC	
Date: Monday, October 28, 2019		Sheet 79 of 106	

www.forums-fastunlock.com

<Core Design>		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserved)		
Size	Document Number	Rev
Custom	JEDI 13"	SC
Date: Monday, October 26, 2019	Sheet 80 of	106

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"

Date: Monday, October 28, 2019

Rev
SC

Sheet 81 of 106


www.forums-fastunlock.com

<Core Design>			
		Wistron Corporation 21F, Bldg. Sec. 1, Hsin-Tai Wu Rd., Hsichih, Taichung Hsien 421, Taiwan, R.O.C.	
Title (Reserved)			
Size A2	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 82 of 106	

www.forums-fastunlock.com

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"

Date: Monday, October 28, 2019

Rev
SC

Sheet 84 of 106

www.forums-fastunlock.com

<Core Design>		
		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserved)		
Size A2	Document Number JEDI 13"	Rev SC
Date: Monday, October 28, 2019		
Sheet 85 of 106		

www.forums-fastunlock.com

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserved)		
Size A2	Document Number JEDI 13"	Rev SC
Date: Monday, October 28, 2019		
Sheet 86 of 106		

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 87 of 106
--------------------------------	-----------------

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 88 of 106
--------------------------------	-----------------

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 90 of 106
--------------------------------	-----------------

Main Func = TPM

www.forums-fastunlock.com

Hynix 16G MS SKU1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM2.0

Size
Custom

Document Number
JEDI 13"

Rev
SC

Date: Monday, October 28, 2019

Sheet 91 of 106

Main Func = FPR

16 FP1_USB20_N <<>>
16 FP1_USB20_P <<>>
24 FPR_SCAN# <<>>
17,40,51 PM_SLP_S4# <<>>


24,64,66 KBC_PWRBTN# <<>>
20,24,67 LID_CL_SIO# <<>>

24 BREATH_LED# <<>>


Need check!

8,24,26 CPU_SMB_SDA_P1 <<>>
8,24,26 CPU_SMB_SCL_P1 <<>>


FPR LED




FPR SYSTEM STATUS



FPR POWER RESET




FPR USB CURRENT LEAKAGE




Truth Table

S	OE	Function
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D

GPIO EXPANDER



CPU_SMB_SDA_P1 R9227 1 0R2J-2-GP DAT_IT8010
CPU_SMB_SCL_P1 R9228 1 0R2J-2-GP CLK_IT8010



Command	Read	Write	Read	Write	Read	Write	Read	Write
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0
00100101	0	0	0	0	0	0	0	0

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu,
Taipei Hsien 221, Taiwan, R.O.C.

Finger Print
JEDI 13"
Date: Monday, October 28, 2019 Sheet 92 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"


Rev
SC

Date: Monday, October 28, 2019Sheet 93 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"


Rev
SC

Date: Monday, October 28, 2019Sheet 94 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"


Rev
SC

Date: Monday, October 28, 2019Sheet 95 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
JEDI 13"


Rev
SC

Date: Monday, October 28, 2019Sheet 96 of 106

(Blanking)

www.forums-fastunlock.com

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

JEDI 13"

Rev


SC

Date: Monday, October 28, 2019

Sheet 97 of 106


Main Func = SWITCH

24 ME_FWP >>>
19 ME_FWP_SW <<<





Firmware SW

Default setting:pull LOW
DY for MP



	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override

*Symbol same as
62.40018.461




www.forums-fastunlock.com

SSID = Debug

www.forums-fastunlock.com

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size	Document Number	Rev
A3	JEDI 13"	SC

Date: Monday, October 28, 2019	Sheet 99 of 106
--------------------------------	-----------------

CLK Block Diagram



[illegible][illegible]

Change History

Size
A3

Document Number

JEDI 13'

Rev

S


Date: Monday, October 28, 2019

Sheet

101


of



10



[TP] Power-Up Sequence



Power on sequency (IIC interface):






PCH SMBus Block Diagram


KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram




www.forums-fastunlock.com

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

www.forums-fastunlock.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SIP connector			
Size A	Document Number JEDI 13"		Rev SC
Date: Monday, October 28, 2019		Sheet 106	of 106